

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILIN	IG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/653,156 08/31/2000		31/2000	Vishnu K. Agarwal	MI22-1518	4650	
21567	7590	09/27/2004		EXAMINER		
WELLS ST. 601 W. FIRST		NGUYEN,	NGUYEN, THANH T			
SPOKANE, V		ART UNIT	PAPER NUMBER			

2813
DATE MAILED: 09/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicatio	n No.	Applicant(s)	<u></u>			
		09/653,15	6	AGARWAL ET AL.				
	Office Action Summary	Examiner		Art Unit	:			
		Thanh T. N	~ .	2813	· ·			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE I - Exter after - If the - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT sions of time may be available under the provisions of 37 ( SIX (6) MONTHS from the mailing date of this communicat period for reply specified above is less than thirty (30) days period for reply is specified above, the maximum statutory re to reply within the set or extended period for reply will, by eply received by the Office later than three months after the d patent term adjustment. See 37 CFR 1.704(b).	TION. CFR 1.136(a). In no eve- tion. s, a reply within the statu y period will apply and wil y statute, cause the appli	nt, however, may a reply be tim tory minimum of thirty (30) days I expire SIX (6) MONTHS from cation to become ABANDONEI	nely filed s will be considered timely. the mailing date of this com D (35 U.S.C. § 133).	munication.			
Status								
1)🖂	Responsive to communication(s) filed on	3 <u>0 March 2004</u> .						
2a)□	This action is <b>FINAL</b> . 2b)	This action is no	on-final.					
3)□	Since this application is in condition for a	allowance except	for formal matters, pro	secution as to the r	nerits is			
	closed in accordance with the practice up	nder <i>Ex part</i> e Qua	ayle, 1935 C.D. 11, 45	53 O.G. 213.	:			
Dispositi	on of Claims				:			
4)⊠	Claim(s) 1-15 and 27-29 is/are pending i	n the application.						
•	4a) Of the above claim(s) is/are w							
	Claim(s) is/are allowed.				:			
·	Claim(s) <u>1-15, 27-29</u> is/are rejected.							
7)								
	Claim(s) are subject to restriction	and/or election re	equirement.		:			
Applicati	ion Papers				:			
91	The specification is objected to by the Ex	aminer.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority I	ınder 35 U.S.C. § 119				:			
-	Acknowledgment is made of a claim for f	oroian priority un	dor 35 11 5 C & 110(a)	\-(d) or (f)				
•		oreign phonty und	del 33 0.3.0. § 119(a)	)-(u) or (i).	:			
a)ı	<ul><li>☐ All b) ☐ Some * c) ☐ None of:</li><li>1.☐ Certified copies of the priority doc</li></ul>	uments have hee	n received		:			
	2. Certified copies of the priority doc			ion No				
	3. Copies of the certified copies of the				Stage			
	application from the International I			ya iii iiiio i valionai e				
* See the attached detailed Office action for a list of the certified copies not received.								
•			•					
Attachment(s)								
	te of References Cited (PTO-892)	140)	4) Interview Summary Paper No(s)/Mail D					
	e of Draftsperson's Patent Drawing Review (PTO-9 mation Disclosure Statement(s) (PTO-1449 or PTO		5) Notice of Informal F		152)			
Paper No(s)/Mail Date <u>3/30/04</u> . 6) Other:								

Art Unit: 2813

#### **DETAILED ACTION**

# Response to Arguments

Applicant's arguments with respect to claims 1-15, 27-28 have been considered but are most in view of the new ground(s) of rejection.

## Information Disclosure Statement

The information disclosure statement filed on 3/30/04 has been considered.

### Claim Objections

Claim 14 is objected to because of the following informalities: claim 14 is a duplication of claim 11. It suggested to delete claim 14. Appropriate correction is required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2813

Claims 1-5, 9-11, 15, 27-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Fukuzumi et al. (U.S. Patent No. 6,222,722).

Referring to figures 30-34, Fukuzumi et al. teaches a method of fabricating a capacitor comprising:

Forming undoped, rugged polysilicon (51) over a substrate;

Forming first capacitor electrode comprising TiN (55) over the rugged polysilicon, the first electrode having an innermost surface area per unit area and an outermost surface area per unit area that are both greater than an outer most surface area per unit area of the substrate, the innermost surface of the first electrode comprising a surface of the first electrode that is firstly formed over the substrate, and the outermost surface of the first electrode comprising a surface of the first electrode that is lastly formed over the substrate (HSG has a larger surface area than the plain smooth substrate surface, see figure 34, col. 16, lines 1+);

Forming a capacitor dielectric layer (53) over the first electrode; and Forming a second capacitor electrode (54) over the dielectric layer.

Regarding to claims 2, 11, 14 the first electrode consists of TiN (see figure 34, col. 16, lines 1+). Noted that TiN is a part of the first electrode.

Regarding to claim 3, wherein the substrate comprises a bulk semiconductor wafer (called semiconductor substrate, see abstract).

Regarding to claim 4, the first electrode (55) is on and in contact with the rugged polysilicon (51) (see figure 34).

Regarding to claim 5, the rugged polysilicon comprises hemispherical grain polysilicon (called HSG-poly, see col. 14, lines 60+).

Art Unit: 2813

Regarding to claim 9, 15, the dielectric layer comprises Ta<sub>2</sub>O<sub>5</sub>, ZrO<sub>2</sub>, WO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, barium strontium titanate, or strontium titanate (see col. 15, lines 11-20).

Regarding to claim 27, the TiN forms a continuous layer within the first electrode (see figure 34)

Regarding to claims 10, 28, referring to figures 18<sup>+</sup>, forming an opening in an insulative layer (21) over a substrate, the opening having sides and a bottom defined by an exposed surface of the insulative layer and having a bottom defined by an exposed surface of the substrate;

Forming a layer of polysilicon (23) over the sides and bottom of the opening;

Removing the polysilicon layer form over the bottom opening (see figure 19);

Converting at least some of the polysilicon layer undoped hemispherical grain polysilicon (23, see figure 20);

Conformally forming a continuous first capacitor electrode (24, Ru, see figure 22) on and in contact with the hemispherical grain polysilicon (23a), the first electrode being sufficiently thin (conformally along the surface of HSG wherein the HSG is not filled) that the first electrode has an outer most surface area per unit area greater than an outer surface area per unit area of the substrate underlying the first electrode and the outermost surface of the first electrode comprising a surface of the first electrode that is lastly formed (HSG has a larger surface area than the plain smooth substrate surface, see figure 22);

Forming a capacitor dielectric layer (26) on the first electrode; and Forming a second capacitor electrode (27) over the dielectric layer.

Art Unit: 2813

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sneh et al. (U.S. Patent No. 6,551,399) in view of Raaijmakers et al. (U.S. Patent No. 6,780,704).

Referring to figures 1-4, Sneh et al. teaches a layer by using ALD technique of a first precursor at least one monolayer thick over a substrate (see col. 4, lines 20+);

Forming a layer by using ALD technique of a second precursor at least one monolayer thick on the first precursor layer (see col. 4, lines 20+), a chemisorption product of the first and second precursor layers being comprised by a first capacitor electrode comprising TiN (11) over the substrate, the first electrode having an innermost surface area per unit area and an outermost surface area per unit area that are both greater than an outer surface area per unit area of the substrate, the innermost surface of the first electrode comprising a surface of the first electrode that is firstly formed over the substrate, and the outermost surface of the first electrode comprising a surface of the first electrode that is lastly formed over the substrate (HSG layer has a larger surface area than the plain smooth substrate surface);

Forming a capacitor dielectric layer (14) over the first electrode; and Forming a second capacitor electrode (15) over the dielectric layer.

Art Unit: 2813

However, Sneh et al. does not teach forming a layer by using ALD is called chemisorbing a layer.

Raaijmaker et al. teaches forming a layer by using ALD is called chemisorbing a layer (see col. 7, lines 2-32).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form a chemisorbing layer of at least one monolayer thick in process of Sneh et al. as taught by Raaijmaker et al. because the process would provide excellent step coverage.

Claims 6-7, 12-13, 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fukuzumi et al. (U.S. Patent No. 6,222,722) as applied to claims 1-5, 9-11, 15, 27-28 above in view of Sneh et al. (U.S. Patent No. 6,551,399) and further in view of Raaijmakers et al. (U.S. Patent No. 6,780,704).

Referring to figures 30-34, Fukuzumi et al. teaches a method of fabricating a capacitor comprising:

Forming undoped, rugged polysilicon (51) over a substrate;

Forming first capacitor electrode comprising TiN (55) over the rugged polysilicon, the first electrode having an innermost surface area per unit area and an outermost surface area per unit area that are both greater than an outer most surface area per unit area of the substrate, the innermost surface of the first electrode comprising a surface of the first electrode that is firstly formed over the substrate, and the outermost surface of the first electrode comprising a surface of the first electrode that is lastly

Art Unit: 2813

formed over the substrate (HSG has a larger surface area than the plain smooth substrate surface, see figure 34, col. 16, lines 1+);

Forming a capacitor dielectric layer (53) over the first electrode; and Forming a second capacitor electrode (54) over the dielectric layer.

However, Fukuzumi et al. does not teach chemisorbing layer, the rugged polysilicon comprising using a seed density sufficiently small to yield at least some spaced apart grains, the outermost surface area of the first electrode is at least 30% greater than the outer surface area of the substrate.

Referring to figures 1-4, Sneh et al. teaches a layer by using ALD technique of a first precursor at least one monolayer thick over a substrate (see col. 4, lines 20+);

Forming a layer by using ALD technique of a second precursor at least one monolayer thick on the first precursor layer (see col. 4, lines 20+), a chemisorption product of the first and second precursor layers being comprised by a first capacitor electrode comprising TiN (11) over the substrate, the first electrode having an innermost surface area per unit area and an outermost surface area per unit area that are both greater than an outer surface area per unit area of the substrate, the innermost surface of the first electrode comprising a surface of the first electrode that is firstly formed over the substrate, and the outermost surface of the first electrode comprising a surface of the first electrode that is lastly formed over the substrate (HSG layer has a larger surface area than the plain smooth substrate surface);

Forming a capacitor dielectric layer (14) over the first electrode; and Forming a second capacitor electrode (15) over the dielectric layer.

Art Unit: 2813

Raaijmaker et al. teaches forming a layer by using ALD is called chemisorbing a layer (see col. 7, lines 2-32).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form a chemisorbing layer of at least one monolayer thick in process of Sneh et al. as taught by Raaijmaker et al. because the process would provide excellent step coverage.

It would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made to optimize density of the polysilicon layer and the surface area of the electrode, since it has been held that where the general conditions of a claim are disclosed in the prior art (i.e.-hydrogenated dielectric layer), discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955).

The specification contains no disclosure of either the critical nature of the claimed arrangement (i.e.- density of the polysilicon layer and the surface area of the electrode) or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen limitations or upon another variable recited in a claim, the applicant must show that the chosen limitations are critical. In re Woodruff, 919 F.2d 1575, 1578 (FED. Cir. 1990).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form density of the polysilicon layer and the surface area of the electrode in process of Fukuzumi et al. because discovering the optimum or workable ranges involves only routine skill in the art.

Art Unit: 2813

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (571) 272-1695, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (571) 272-1702. The fax phone number for this Group is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (See MPEP 203.08).

Thanh Nguyen
Patent Examiner

Patent Examining Group 2800

TTN